

Refine Search

Search Results -

Term	Documents
MULTI	840023
MULTIS	40
THREAD\$4	0
THREAD	211031
THREADA	2
THREADABIY	3
THREADABLE	7272
THREADABLV	1
THREADABLY	63893
THREADABY	13
THREADAD	1
(L14 AND (THREAD\$4 OR MULTI NEAR2 THREAD\$3)).PGPB,USPT:	0

[There are more results than shown above. Click here to view the entire set.](#)

Database:	<input checked="" type="checkbox"/> US Pre-Grant Publication Full-Text Database <input checked="" type="checkbox"/> US Patents Full-Text Database <input checked="" type="checkbox"/> US OCR Full-Text Database <input checked="" type="checkbox"/> EPO Abstracts Database <input checked="" type="checkbox"/> JPO Abstracts Database <input checked="" type="checkbox"/> Derwent World Patents Index <input checked="" type="checkbox"/> IBM Technical Disclosure Bulletins
Search:	<div style="border: 1px solid black; padding: 2px; width: 100%;"> <input type="text" value="L15"/> Refine Search </div> <div style="margin-top: 10px; display: flex; justify-content: space-around;"> Recall Text Clear Interrupt </div>

Search History

DATE: Tuesday, May 08, 2007 [Purge Queries](#) [Printable Copy](#) [Create Case](#)

<u>Set</u>	<u>Name</u>	<u>Query</u>	
side by side			
side			

<u>Hit Count</u>	<u>Name result set</u>


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Help](#)

Welcome United States Patent and Trademark Office

 Search Results**BROWSE****SEARCH****IEEE Xplore GUIDE**

Results for "((delay*, defer*, deter*, wait, postpon*) <near/15> branch* <near/15> (clock*, cycle...)"

 [e-mail](#)

Your search matched 8 of 446532 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by **Relevance** in **Descending** order.» **Search Options**[View Session History](#)**Modify Search**[New Search](#)

(((delay*, defer*, deter*, wait, postpon*) <near/15> branch* <near/15> (clock*, cycle...))

 Check to search only within this results set» **Key**Display Format: Citation Citation & Abstract

IEEE JNL IEEE Journal or Magazine

[Select All](#) [Deselect All](#)

IET JNL IET Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IET CNF IET Conference Proceeding

IEEE STD IEEE Standard

1. **Compaction with general synchronous timing**

Allan, V.H.; Mueller, R.A.;

[Software Engineering, IEEE Transactions on](#)

Volume 14, Issue 5, May 1988 Page(s):595 - 599

Digital Object Identifier 10.1109/32.6137

[AbstractPlus](#) | [Full Text: PDF\(452 KB\)](#) IEEE JNL[Rights and Permissions](#)2. **Incorporating interconnect, register, and clock distribution delays into the retiming process**

Soyata, T.; Friedman, E.G.; Mulligan, J.H., Jr.;

[Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on](#)

Volume 16, Issue 1, Jan. 1997 Page(s):105 - 120

Digital Object Identifier 10.1109/43.559335

[AbstractPlus](#) | [References](#) | [Full Text: PDF\(508 KB\)](#) IEEE JNL[Rights and Permissions](#)3. **A 2.5-GFLOPS, 6.5 million polygons per second, four-way VLIW geometry processor with SIMD a software bypass mechanism**

Kubosawa, H.; Higaki, N.; Ando, S.; Takahashi, H.; Asada, Y.; Anbutsu, H.; Sato, T.; Sakate, M.; S

Miyake, H.; Okano, H.; Asato, A.; Kimura, Y.; Nakayama, H.; Kimoto, M.; Hirochi, K.; Saito, H.; Kai

Shimada, T.;

[Solid-State Circuits, IEEE Journal of](#)

Volume 34, Issue 11, Nov. 1999 Page(s):1619 - 1626

Digital Object Identifier 10.1109/4.799871

[AbstractPlus](#) | [References](#) | [Full Text: PDF\(1000 KB\)](#) IEEE JNL[Rights and Permissions](#)4. **A fully programmable sampled-data analog CMOS filter with transfer-function coefficients directly programmable via a serial port**

Vallancourt, D.; Tsividis, Y.P.;

[Solid-State Circuits, IEEE Journal of](#)

Volume 22, Issue 6, Dec 1987 Page(s):1022 - 1030

[AbstractPlus](#) | [Full Text: PDF\(1528 KB\)](#) IEEE JNL[Rights and Permissions](#)5. **Design methodology for synthesizing clock distribution networks exploiting nonzero localizability of the clock network**

Neves, J.L.; Friedman, E.G.;

[Very Large Scale Integration \(VLSI\) Systems, IEEE Transactions on](#)

Volume 4, Issue 2, June 1996 Page(s):286 - 291

DB=PGPB,USPT; PLUR=YES; OP=OR

<u>L15</u>	L14 and (thread\$4 or multi near2 thread\$3)	0	<u>L15</u>
<u>L14</u>	L13 and unconditional	1	<u>L14</u>
<u>L13</u>	L12 and (compil\$5 or assembl\$5)	1	<u>L13</u>
<u>L12</u>	L7 and pipelin\$6	1	<u>L12</u>
<u>L11</u>	L9 and 14	5	<u>L11</u>
<u>L10</u>	L9 and 11	8	<u>L10</u>
<u>L9</u>	(713/401,601)[CCLS]	976	<u>L9</u>

DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR

	(COUNT\$3 OR NUMBER) NEAR5 (instruction\$1 OR		
<u>L8</u>	MICROINSTRUCTION\$1) near15 (convert\$5 or translat\$6 or conversion\$1 or calculat\$4) near15 (delay\$5 or wait\$5)	53	<u>L8</u>
<u>L7</u>	5517628.pn.	2	<u>L7</u>
<u>L6</u>	L5 not l3	32	<u>L6</u>
<u>L5</u>	(detect\$5 or determin\$6 or check\$4 count\$5) near6 NUMBER NEAR5 (instruction\$1) near15 (cycle\$1 or clock\$1) near15 (delay\$5 or wait\$5)	66	<u>L5</u>
<u>L4</u>	NUMBER NEAR5 (instruction\$1) near15 (cycle\$1 or clock\$1) near15 (delay\$5 or wait\$5)	443	<u>L4</u>
<u>L3</u>	NUMBER NEAR5 (instruction\$1) near15 (cycle\$1 or clock\$1) near15 (delay\$5 or wait\$5) near15 count\$3	49	<u>L3</u>
<u>L2</u>	(instruction\$1) near15 (cycle\$1 or clock\$1) near15 (delay\$5 or wait\$5) near12 number near15 count\$3	80	<u>L2</u>
<u>L1</u>	(instruction\$1) near15 (cycle\$1 or clock\$1) near15 (delay\$5 or wait\$5) near12 number	616	<u>L1</u>

END OF SEARCH HISTORY

Digital Object Identifier 10.1109/92.502201

[AbstractPlus](#) | [References](#) | Full Text: [PDF\(724 KB\)](#) IEEE JNL
[Rights and Permissions](#)

6. **On the complexity of designing optimal branch-and-combine clock networks**

El-Amawy, A.; Kulasinghe, P.;
[Computers, IEEE Transactions on](#)
Volume 47, Issue 2, Feb. 1998 Page(s):264 - 269
Digital Object Identifier 10.1109/12.664212

[AbstractPlus](#) | [References](#) | Full Text: [PDF\(188 KB\)](#) IEEE JNL
[Rights and Permissions](#)

7. **A novel image rejection architecture for quadrature radio receivers**

Valkama, M.; Renfors, M.;
[Circuits and Systems II: Express Briefs, IEEE Transactions on \[see also Circuits and Systems II: A Signal Processing, IEEE Transactions on\]](#)
Volume 51, Issue 2, Feb 2004 Page(s):61 - 68
Digital Object Identifier 10.1109/TCSII.2003.822423

[AbstractPlus](#) | Full Text: [PDF\(312 KB\)](#) IEEE JNL
[Rights and Permissions](#)

8. **Retiming edge-triggered circuits under general delay models**

Laligudi, K.N.; Papaefthymiou, M.C.;
[Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on](#)
Volume 16, Issue 12, Dec. 1997 Page(s):1393 - 1408
Digital Object Identifier 10.1109/43.664222

[AbstractPlus](#) | [References](#) | Full Text: [PDF\(588 KB\)](#) IEEE JNL
[Rights and Permissions](#)

[Help](#) [Contact Us](#) [Privacy](#)

© Copyright 2006 IE

Indexed by
 Inspec™